Stellenbeschreibung:

Mixed-Signal Layout Engineer - ADC / DAC We are currently partnered with a cutting edge deep tech semiconductor start up in Germany looking to expand their team with an IC Layout Engineer to take responsibility for the physical layout of high-performance analog and mixed-signal circuits. This is a permanent opportunity based in Aachen (hybrid work of 2-3 days per week remote is possible). Key Responsibilities: Implement physical layouts for mixed-signal circuits.Collaborate with design engineers on custom layout, physical design, and verification of high-speed SerDes, PLL, CDR, LVDS, and other mixed-signal ICs.Optimize layout for matching, low noise, minimal parasitics, and efficient area usage.Interpret schematics, floorplans, and layout constraints from design teams.Perform and resolve DRC, LVS, and ERC violations using standard industry tools.Generate and validate parasitic extractions (PEX) for post-layout simulation.Ensure physical designs meet performance targets and support IP integration.Participate in design/layout reviews and contribute to methodology improvements.Ensure layout reliability and manufacturability across PVT corners and process variations. Key Requirements:A minimum of 10 years relevant industry experience.Experience with high-speed or high-resolution ADC, DAC, and PLL layouts.Strong understanding of layout techniques: matching, shielding, routing, symmetry.Experience in full-custom IC layout for analog or mixed-signal circuits.Proficiency with Cadence design tools.Familiarity with advanced CMOS process nodes. Keywords: IC Layout / Mixed-Signal / Analog / ADC / DAC / PLL / SerDes / CDR / LVDS / Full-Custom Layout / Cadence Tools / DRC / LVS / ERC / Parasitic Extraction / PEX / Floorplanning / Matching / Shielding / Routing / Symmetry / High-Speed Circuits / High-Resolution Circuits / CMOS / FinFET / FD-SOI / Process Nodes / Layout Optimization / Reliability / Manufacturability / IP Integration / Post-Layout Simulation If you are interested in this Mixed-Signal Layout Engineer opportunity, please send a copy of your CV to [email protected] By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice https://eu-recruit.com/wp-content/uploads/2024/07/European-Tech-Recruit-Privacy-Notice-2024.pdf

NOTE / HINWEIS:

EN: Please refer to Fuchsjobs for the source of your application

DE: Bitte erwähne Fuchsjobs, als Quelle Deiner Bewerbung