Mixed Signal Design Engineer (DAC/ADC) - Visas Supported

Mixed Signal Design Engineer (DAC/ADC) – Visas Supported

5 days ago Be among the first 25 applicants

Get AI-powered advice on this job and more exclusive features.

Direct message the job poster from European Tech Recruit

A fantastic opportunity for an experienced Mixed Signal Design Engineer to join an award-winning semiconductor company, where you will contribute to innovative converter IPs for use in communications, sensor interfaces, signal processing, and SoC products.

Responsibilities

• Solid understanding of ADC/DAC architectures, performance metrics, design trade‑offs, and criteria for deciding which ADC/DAC designs are suitable for different applications.
• Solid understanding of and experience with building block circuits for measurement sub‑systems such as bandgaps, CMOS bias generators, TIAs, op‑amps, filters, switched‑cap circuits, LDOs, ADCs, etc.
• Extensive hands‑on experience with EDA design tools such as Cadence Virtuoso, preferably with a history of successful Tapeouts.
• Develop behavioral models and perform architecture‑level trade‑off analysis.
• Expertise in techniques for high‑precision circuit design in the presence of large device mismatch and high supply noise.
• Collaborate closely with layout engineers to ensure layout matching and parasitic‑aware design. Experience in C / MATLAB / Verilog modeling.
• Support silicon bring‑up, lab validation, and debugging of first silicon.
• Document design and verification results, and support IP integration into customer products.

Your Profile

• M.Sc. or Ph.D. in Electrical Engineering or related field.
• Hands‑on experience in mixed‑signal IC design, particularly ADC/DAC circuits.
• Strong understanding of analog design fundamentals (noise, matching, linearity, stability).
• Knowledge of system‑level integration and SoC interfacing.
• Proficiency with Cadence design tools, Spectre, and behavioral modeling (Verilog‑A, SystemVerilog‑AMS).
• Full‑custom analog layout techniques and the ability to take a design and do all the layout extract verification and sign‑off.
• Experience with advanced CMOS process nodes.
• Good communication skills and ability to work in a collaborative team environment.

(Mid‑Level: 3‑5 years of relevant experience. – Senior‑Level: 6+ years in related field.)

By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice (

Aachen, North Rhine‑Westphalia, Germany