Principal Digital Design Engineer

Empower Semiconductor based in Silicon Valley and Munich powers the AI revolution with its FinFast technology by reducing the energy footprint and total cost of ownership of data centers. Its transformational integrated voltage regulators deliver on‑demand scalable power with the speed, precision and signal integrity required by AI processors. Empower’s power‑management architecture shrinks solution footprint height and component count achieving vertical power delivery with unprecedented power density and efficiency. Learn more follow us on LinkedIn.

Role Overview

Our power management ICs and next‑gen products are driven by complex digital controllers. To expand our new design center in Munich we are seeking an experienced Senior / Principal Digital Design Engineer capable to lead digital RTL development of control logic for cutting‑edge PMICs and analog / mixed‑signal ICs in FinFast technology.

You’ll define the digital architecture of our products including embedded cores, NVMs/memories proprietary and/or standard multi‑bus systems interfaces, multi‑domain clock‑trees. You will work closely with our analog layout firmware and verification international teams to develop ultra‑compact, ultra‑efficient digital controllers and contribute to top‑level chip architecture.

Key Responsibilities

• Join the design team to define the top‑level requirements of the digital functions and develop specifications.
• Drive design, implementation and integration of digital blocks for power management ICs, including:
  • Digital control loops (synchronous and asynchronous)
  • State machines, multi‑bus systems, embedded cores and clock trees
  • Regulators and timing logic
  • Self‑calibration and trimming logic
  • Communication interfaces (e.g., PMBus, AVSbus, I2C, SPI, PCIe)
  • Own and write synthesizable RTL with high reliability and efficiency
  • Work with AMS/DV teams to integrate digital RTL and gate‑level netlists in mixed‑signal/DV simulation environments
  • Own and execute synthesis linting, CDC/STA checks and backend/P&R support as needed

Qualifications

• B.S. or M.S. in Electrical or Computer Engineering.
• Typically 10-12 years of digital design experience in silicon‑proven ICs.
• Solid experience in RTL design, finite state machines and digital architectures for embedded/mixed‑signal applications.
• Basic understanding of analog and full custom circuit design.
• Experience with synthesis tools (Synopsys, Cadence) and flow setup.
• Familiarity with digital design flow including RTL simulation, logic synthesis, timing constraints, STA, back‑annotation of parasitic gate‑level simulation, equivalence checking.
• Excellent debugging skills and understanding of simulation tools (Xcelium).
• Experience with asynchronous digital design and/or embedded cores is a plus.

Employment Type: Full Time

#J-18808-Ljbffr