Senior Digital ASIC Design Engineer Synthesis (m/f/d) 07.07.2026 Advantest Europe GmbH Böblingen

Stellenbeschreibung:

IoT, 5G and Artificial Intelligence. Unthinkable without us. More than half of all the microchips produced worldwide first pass through our hands. As the global market leader of automated test systems in the semiconductor industry we help the world to realize the digital transformation, enable our customers to shape the future and offer you the exciting jobs intended for pioneers.

Your Responsibilities

Join a global, highly skilled engineering team at the heart of Advantest’s cutting‑edge IC test solutions. As a Digital ASIC Design Engineer, you will help create the key technologies that enable the next generation of semiconductor testing. You will work on complex mixed‑signal ASICs used in Advantest’s industry‑leading testers, taking digital modules and subsystems from first concept all the way to silicon in the final system, giving you true end‑to‑end ownership. In this role, you will collaborate closely with system architects and design engineers. You will generate constraints for synthesis of IP blocks and the chip top‑level integration. You will analyze critical paths for robust designs, keep power consumption under control, solve challenging technical problems, and deliver high‑quality results on schedule and at scale.

  • Architecture development for CMOS designs
  • Design and RTL coding of digital and full‑custom modules
  • Verification on module and chip level including test plan/cases generation
  • Documentation of implemented functionality
  • Constraint generation and synthesis of IP blocks and the chip top level
  • Analysis of timing and power consumption
  • Support for floor‑planning and physical design
  • Close collaboration with design partners

Your Qualifications

  • University degree, diploma or BS in Electrical Engineering
  • Background in digital design (SOC), Application‑Specific Integrated Circuit (ASIC) design methodologies and silicon development cycle
  • Experience in Register Transfer Level (RTL) coding (Verilog and System Verilog)
  • Experience with standard simulation tools for digital designs
  • Basic knowledge of UNIX or Linux environment and programming languages
  • Technical communication, teamwork and problem‑solving skills
  • English language skills

Our Offer

  • Flexible and trust‑based working hours, 30 vacation days and the option to purchase additional vacation days
  • Mobile working, individual part‑time models and programs for extended periods of absence
  • Attractive salary, share in company success through an appealing bonus programme and other subsidies, discounts and offerings (e.g. bike leasing)
  • Structured onboarding programmes and mentoring, development discussions, technical and soft‑skill trainings, language courses and knowledge sessions
  • Ergonomic working environment, sports and fitness options and events, health days
  • Company pension scheme, comprehensive insurance coverage and support in emergency situations

Take your next career step with us! Apply now, preferably via our online application tool. If you have any questions, Alena Nicolai will be happy to answer them at +49 (0) .

#J-18808-Ljbffr
NOTE / HINWEIS:
EnglishEN: Please refer to Fuchsjobs for the source of your application
DeutschDE: Bitte erwähne Fuchsjobs, als Quelle Deiner Bewerbung

Stelleninformationen

  • Veröffentlichungsdatum:

    30 Jul 2026
  • Standort:

    Böblingen

    Einsatzort:

    Deutschland
  • Typ:

    Vollzeit
  • Arbeitsmodell:

    Vor Ort
  • Kategorie:

  • Erfahrung:

    2+ years
  • Arbeitsverhältnis:

    Angestellt

KI Suchagent

AI job search

Möchtest über ähnliche Jobs informiert werden? Dann beauftrage jetzt den Fuchsjobs KI Suchagenten!